Storage cycle time

from Wikipedia, the free encyclopedia

The memory cycle time is the time from the beginning of an access to a main memory to the point in time at which the next access can begin. For common semiconductor components, the cycle time of a memory is around three to four times as long as its access time .

By interleaving the memory, you can achieve that the time that a module needs to recover is bridged.


See also: core memory # read / write