UNIVAC III

from Wikipedia, the free encyclopedia

The UNIVAC III was delivered as a further development of the UNIVAC I and UNIVAC II in 1962; in contrast to its predecessors, it worked with transistors . Although the UNIVAC III was compatible with its predecessors, the layout of the instruction set and the machine word width were completely revised. This meant that existing programs had to be rewritten, which in turn prompted many customers to change their hardware.

Since the main memory caused the greatest costs at this time, the UNIVAC III was designed in such a way that it had to use as little main memory as possible.

Sperry Rand delivered 96 systems from 1962.

Processor layout

  • Machine word (25 bit)
    • Excess-3 (XS-3) coded with 4 bits / numbers, a maximum of 6 numbers numerically
    • Alphanumeric with 6 bits / character, max. 4 characters Alphanumeric
25th 24 23 22nd 21st 20th 19th 18th 17th 16 15th 14th 13 12 11 10  9  8th  7th  6th  5  4th  3  2  1
s binary one's complement
s numeric (XS-3) numeric (XS-3) numeric (XS-3) numeric (XS-3) numeric (XS-3) numeric (XS-3)
s alphanumeric alphanumeric alphanumeric alphanumeric
  • Instructions (25 bit)
25th 24 23 22nd 21st 20th 19th 18th 17th 16 15th 14th 13 12 11 10  9  8th  7th  6th  5  4th  3  2  1
i / a x op (opcode) ar / xo m (address)

See also

Web links