This article or the following section is not adequately provided with supporting documents ( e.g. individual evidence ). Information without sufficient evidence could be removed soon. Please help Wikipedia by researching the information and including good evidence.
The Write Invalidate Protocol is one way of ensuring cache coherence .
Before modifying a copy in one cache memory, all copies in other caches must be invalidated. A write invalidate protocol with a write-back procedure is usually used in symmetrical multiprocessors.
