SPARC64 V

from Wikipedia, the free encyclopedia

The SPARC64-V architecture comes from a joint venture between Sun Microsystems and Fujitsu in 2004. It belongs to the so-called Advanced Product Line (APL) based on the SPARC processor. The SPARC64 V was designed by HAL Computer Systems together with Fujitsu in 1999 , but the 64-bit core now presented differs radically from the prototype at that time due to its sheer cache sizes . The SPARC64-V processors were originally manufactured using copper - conductor tracks with a structure width of 0.13 µm, newer processors are manufactured with smaller structure widths. Incidentally, Fujitsu's SPARC64 V are the first processors outside the mainframe area that check the validity of a data bus line address.

At the beginning of 2008 the SPARC64 VII appeared with 2.7 GHz. This is the four-core version of the SPARC64 V. The SPARC64 VII is bus- compatible with the SPARC64 VI. The 8-core processor SPARC64 VIII was introduced in 2009.

Models
model Cores Frequency
in GHz
Architecture
version
year Process
in nm
Transistors
[millions]
Core dimensions
in mm²
Power consumption
in W
L1 D cache
in kB
L1-I-Cache
in kB
L2 cache
in kB
SPARC64 V (Zeus) 1 1.35-2.16 V9 2004 130 191 290 40 128 128 2048
SPARC64 VI (Olympus) 2 2.15-2.4 V9 2007 90 540 422 120 128 128 6144
SPARC64 VII (Jupiter) 4th 2.7 V9 2008 65 600 445 135 64 64 6144
SPARC64 VIII (Venus) 8th 2.0 V9 2009 45 760 513 58 32 32 4096

Web links

Individual evidence

  1. heise.de SPARC64 VIIIfx: 128-GFlops-CPU for Japanese supercomputers (May 14, 2009)