CompactPCI PlusIO

from Wikipedia, the free encyclopedia

CompactPCI PlusIO is an extension to the industry standard PICMG 2.0 CompactPCI for modular computer systems. CompactPCI PlusIO was officially accepted by the PCI Industrial Computer Manufacturers Group ( PICMG ) as PICMG 2.30 CompactPCI PlusIO in November 2009 . PICMG 2.30 is 100% compatible with CompactPCI and defines a migration path to the future standard, CompactPCI Serial . The specification defines a pin assignment on the backplane that focuses on modern, high-speed serial point-to-point connections . The new technology, which replaces the parallel CompactPCI bus, includes both CompactPCI Serial and CompactPCI PlusIO .

history

The CompactPCI standard includes a main bus connector, J1, and defines user pins for input / output ( user I / O ) as well as a 64-bit extension for the old PCI bus at connector J2. J1 and J2 are in 3- HE -simple- Eurocards the single connector. The CompactPCI definition for 6U double euro cards contains additional connectors (J3, J4, J5) for rear input / output. However, there is only a real standard for rear input / output for the J3: in the specification PICMG 2.16 CompactPCI Packet Switching Backplane , which defines Ethernet interfaces on the backplane of 6U cards. In recent years, fast, serial point-to-point connections have become the state of the art and are now gradually replacing the classic bus architecture in computers. In addition, 3U systems are used very frequently due to their small footprint. This is especially true for modular embedded applications, for example in the area of ​​communication. As a result, several manufacturers tried to develop their own backplane I / O concepts using the J2 connector, but could not fall back on any standard to make their J2 pinout compatible with other assemblies. Another approach to realizing fast serial interfaces were so-called switched fabrics , which were connected to one another via additional switches and bridges . This was associated with higher costs and the resulting solutions were too specialized to be compatible with each other. The CompactPCI standard in its current form does not offer a standardized solution for the type of modular networking that will be required for the future. The additional specification PICMG 2.30 CompactPCI PlusIO offers this networking on the well-known CompactPCI platform. It remains compatible with the existing standard, but adds a new definition of the rear connector J2, adding a number of serial interfaces to provide fast, standardized backplane I / O in 3U format. With these serial point-to-point connections, CompactPCI PlusIO also closes the gap between the parallel CompactPCI and the serial standard CompactPCI Serial .

Interfaces

PICMG 2.30 CompactPCI PlusIO defines the following interfaces on the backplane connector J2:

Backplane connector

The PICMG 2.30 extension introduces a new connector type for the J2 on the plug-in card, namely an Ultra-Hard-Metric (UHM) connector. Its “virtual coaxial box” screen technology reduces crosstalk at high speeds. The connector supports high frequencies of 5 GBit / s, even if it is plugged together with the unshielded standard CompactPCI connector with 2 mm hard metric male connector. The corresponding connector P2 on the backplane remains identical to CompactPCI, as do the connectors J1 / P1.

Compatibility with CompactPCI and CompactPCI Serial

PICMG 2.30 gives the pins on J2 a fixed interface functionality. This means that operation with a 64-bit bus is no longer possible. The new connector type of the J2 itself is 100% compatible with the previous connector. The bus connector J1 corresponds to the CompactPCI definition. Overall, CompactPCI PlusIO is 100% compatible with the previous 32-bit CompactPCI in the 3 U and 6 U formats (single and double Euro cards). At the same time, the serial I / O network and the more powerful connector of the specification form a bridge to the future system architecture of CompactPCI Serial. Hybrid backplanes support several modules of the three different standards PICMG 2.0, 2.30 and CPCI-S.0.

Web links

Individual evidence

  1. ↑ PICMG 2.0 ( Memento of the original from June 26, 2012 in the Internet Archive ) Info: The archive link was inserted automatically and has not yet been checked. Please check the original and archive link according to the instructions and then remove this notice.  @1@ 2Template: Webachiv / IABot / www.picmgeu.org
  2. ↑ PICMG 2.16 ( Memento of the original from June 26, 2012 in the Internet Archive ) Info: The archive link was inserted automatically and not yet checked. Please check the original and archive link according to the instructions and then remove this notice.  @1@ 2Template: Webachiv / IABot / www.picmgeu.org
  3. ↑ Origin and concept of the CompactPCI Plus bus standard . ELECTRONICS PRACTICE. January 14, 2009. Retrieved August 25, 2010.
  4. ↑ Ultra-Hard-Metric (UHM) connectors - next-generation 2 mm systems (1) . ELECTRONICS PRACTICE. April 27, 2009. Retrieved August 25, 2010.
  5. ↑ Hybrid backplanes for CompactPCI & CompactPCI Plus . ELECTRONICS PRACTICE. July 21, 2009. Retrieved August 25, 2010.