Zilog Z280: Difference between revisions
unreferenced; notability |
Added references |
||
| Line 1: | Line 1: | ||
{{ |
{{expand|date=July 2009}} |
||
[[Image: |
[[Image:Z280 PLCC 1987.png|thumb|right|251px|The Z280 in a [[PLCC]] package]] |
||
The '''Zilog Z280''' was an enhancement of the [[Zilog Z80]] architecture introduced in |
The '''Zilog Z280''' was an enhancement of the [[Zilog Z80]] architecture introduced in July 1987, basically a slightly improved [[CMOS]] version of the earlier [[NMOS]] [[Zilog Z800]], both versions were commercial failures. They added a [[memory management unit]] (MMU) to expand the addressing range to 16 [[Megabyte|MB]], features for [[Computer multitasking|multitasking]] and [[multiprocessor]] and [[coprocessor]] configurations, a 256 byte cache, and a huge number of new [[instruction (computer science)|instruction]]s and addressing modes (giving a total of over 2000 combinations). Its internal [[clock signal]] ran at 2 or 4 times the external clock's speed (e.g. a 16[[MHz]] [[CPU]] with a 4MHz [[computer bus|bus]]). Later, more successful, enhancements to the [[Z80]]-architecture include [[Hitachi, Ltd.|Hitachi]] [[HD64180]] and [[Zilog eZ80]], among others. See further [[Zilog Z800]]. |
||
==Notes== |
|||
| ⚫ | |||
{{reflist}} |
|||
==References== |
==References== |
||
* {{cite book |
|||
| ⚫ | |||
| title = Z280 MPU Microprocessor Unit Preliminary Technical Manual |
|||
==External links== |
|||
| url = http://www.classiccmp.org/hp/zilog/z280_manual.pdf |
|||
| ⚫ | |||
| format = pdf |
|||
| accessdate = 2009-07-15 |
|||
| year = 1989 |
|||
| publisher = [[Zilog]] |
|||
| location = [[San Jose, California]] |
|||
}} <small>(Note: 20MB pdf file)</small> |
|||
* {{cite book |
|||
| title = Z80 Family Data Book |
|||
| year = 1989 |
|||
| month = January |
|||
| publisher = [[Zilog]] |
|||
| location = [[San Jose, California]] |
|||
}} |
|||
* {{cite journal |
|||
| last = Reh |
|||
| first = Tilmann |
|||
| authorlink = |
|||
| date = 1991-09-16 |
|||
| title = The CPU280 and Z280 |
|||
| journal = TCJ |
|||
| url = http://www.z80.info/cpu280.txt |
|||
| accessdate = 2009-07-15 |
|||
}} |
|||
==Further reading== |
|||
* {{cite web |
|||
| ⚫ | |||
| title = Full Z280 Opcode List |
|||
| accessdate = 2009-07-15 |
|||
| last = Harston |
|||
| first = J.G. |
|||
| authorlink = |
|||
| date = 1998-04-15 |
|||
}} |
|||
{{zilog}} |
{{zilog}} |
||
Revision as of 18:40, 15 July 2009
The Zilog Z280 was an enhancement of the Zilog Z80 architecture introduced in July 1987, basically a slightly improved CMOS version of the earlier NMOS Zilog Z800, both versions were commercial failures. They added a memory management unit (MMU) to expand the addressing range to 16 MB, features for multitasking and multiprocessor and coprocessor configurations, a 256 byte cache, and a huge number of new instructions and addressing modes (giving a total of over 2000 combinations). Its internal clock signal ran at 2 or 4 times the external clock's speed (e.g. a 16MHz CPU with a 4MHz bus). Later, more successful, enhancements to the Z80-architecture include Hitachi HD64180 and Zilog eZ80, among others. See further Zilog Z800.
Notes
 | This article includes a list of general references, but it lacks sufficient corresponding inline citations. (July 2009) |
References
- Z280 MPU Microprocessor Unit Preliminary Technical Manual (pdf). San Jose, California: Zilog. 1989. Retrieved 2009-07-15. (Note: 20MB pdf file)
- Z80 Family Data Book. San Jose, California: Zilog. 1989.
{{cite book}}: Unknown parameter|month=ignored (help) - Reh, Tilmann (1991-09-16). "The CPU280 and Z280". TCJ. Retrieved 2009-07-15.
Further reading
- Harston, J.G. (1998-04-15). "Full Z280 Opcode List". Retrieved 2009-07-15.
This article is based on material taken from the Free On-line Dictionary of Computing prior to 1 November 2008 and incorporated under the "relicensing" terms of the GFDL, version 1.3 or later.