Quadruple Level Cells

from Wikipedia, the free encyclopedia

Quadruple Level Cells (QLC) are flash memory chips with 16 states per cell, i.e. 4 bits per memory cell.

The QLC- NAND flash chips can on a through its 16 states to store up to 768 Gigabit. 96 layers are planned in a single chip housing , which would hold 9 terabytes. This should make SSDs with well over 100 TB possible. According to Toshiba announcements, the cells should withstand up to 1000 write cycles, which corresponds roughly to the level of current TLC memory cells . In addition, the SSDs manufactured in this way should have an extremely low power consumption in idle mode with the help of other technologies , which is important for WORM applications ( write once, read many ).

history

The cells have been under development by SanDisk and Toshiba since 2008 . Toshiba prototypes will be presented at the Flash Memory Summit in August 2017. Series production is scheduled to start in the second half of 2017. Western Digital announced that it intends to bring the technology developed as part of a joint venture with Toshiba to the market by 2018.

See also

Individual evidence

  1. ↑ Toshiba: QLC memory cells store four bits on tomshardware.de from June 28, 2017.
  2. ↑ Quadruple-Level Cell: Toshiba's QLC-NAND with 4 bits per cell for archive SSDs on computerbase.de from August 12, 2015.
  3. ↑ a b Toshiba: QLC-NAND-Flash with 96 GByte per die on heise.de from June 28, 2017.
  4. ↑ Over 100 TByte: Toshiba is planning really large SSDs on heise.de from August 10, 2016.
  5. ↑ Flash Memory Summit: Toshiba is planning SSDs with 128 TB and QLC on heise.de from August 12, 2015.
  6. ↑ Toshiba's 768Gb 3D QLC NAND Flash Memory: Matching TLC at 1000 P / E Cycles? on anandtech.com from July 3, 2017.
  7. ↑ Facebook Asks For QLC NAND, Toshiba Answers with 100TB QLC SSDs With TSV on tomshardware.com from August 26, 2016.
  8. ↑ ISSCC: SanDisk builds NAND flash chips with 3-bit cells on heise.de from February 7, 2008.
  9. ↑ Western Digital Announce BiCS4 3D NAND: 96 Layers, TLC & QLC, Up to 1 Tb per chip on anandtech.com from June 28, 2017.