Jump to content

Pentium (original)

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Fourohfour (talk | contribs) at 17:58, 16 August 2007 (Vinod Dham; reference #1). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Pentium
75 MHz classic Pentium Processor
General information
Launched1993
Discontinued1999
Common manufacturer
  • Intel
Performance
Max. CPU clock rate60 MHz to 300 MHz
FSB speeds50  to 66 
Architecture and classification
Technology node0.8 to 0.25
MicroarchitectureP5
Instruction setx86
Physical specifications
Socket
  • Socket 4, Socket 5, Socket 7
Products, models, variants
Core name
  • P5. P54, P54CS, P55C, Tillamook

The Pentium[1] brand refers to Intel's single-core x86-compatible microprocessors[2] based on the P5 fifth-generation microarchitecture considered here as such only. (For a family of "Pentium" brands - distinquished by suffixes such as "Pro", "II", "III", "4", "D", etc. - see Pentium (brand)).

Introduced on March 22, 1993[3], the Pentium succeeded the Intel486 signifying the fourth-generation. Intel selected the Pentium name after courts had disallowed trademarking of names containing numbers - like "286", "i386", "i486" - though, sometimes, the Pentium is unofficially referred to as i586.

Later, Intel used Pentium in the names of newer generations of x86 processors branded as the Pentium Pro, Pentium II, Pentium III, Pentium 4, Pentium D. Although they shared the x86 instruction set with the P5 generation (sometimes also referred to as "Pentium"), their microarchitectures were radically different from the Pentium branded CPUs'.

Vinod Dham is often referred to as the father of the Intel Pentium processor.[4]

Pentium logo, with MMX enhancement

Major changes from the i486

File:Podp5v83.jpg
Pentium Overdrive for i486 systems
  • Superscalar architecture - The Pentium has two datapaths (pipelines) that allow it to complete more than one instruction per clock cycle. One pipe (called "U") can handle any instruction, while the other (called "V") can handle the simplest, most common instructions. The use of more than one pipeline is a characteristic typical of RISC processors designs, the first of many to be implemented on the x86 platform, thus signaling the road to take, and showing that it was possible to merge both technologies, creating almost “hybrid” processors.
  • 64-bit data path - This doubles the amount of information pulled from the memory on each fetch. This doesn't mean that the Pentium can execute 64-bit applications; its main registers are still 32 bits wide.
  • MMX instructions (later models only) - A basic SIMD instruction set extension designed for use in multimedia applications.

Pentium architecture chips offered just under twice the performance of a 486 processor per clock cycle. The fastest Intel 486 parts were almost the same speed as a first-generation Pentium, and the AMD Am5x86 was roughly equal to the Pentium 75.

Models

The earliest Pentiums were released at the clock speeds of 66 MHz and 60 MHz. Later on 75, 90, 100, 120, 133, 150, 166, 200, and 233 MHz versions gradually became available. 266 and 300 MHz versions were later released for mobile computing. Pentium OverDrive processors were released at speeds of 63 and 83 MHz as an upgrade option for older 486-class computers.

Code name P5 P54C P54CS P55C Tillamook
Product code 80500/ 80501 80502 80503
Process size (µm) 0.80 0.60 0.35 0.28 0.25
Clock speed (MHz) 60 66 75 90 100 120 133 150 166 200 120* 133* 150* 166 200 233 200 233 266 300
Bus speed (MHz) 60 66 50 60 66 60 66 60 66 60 66 60 66
Voltage 5.0 5.0 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 2.8 2.8 2.8 2.8 2.8 2.8 1.8 1.8 1.8 1.8
Introduced 22 March 1993 10 October 1994 7 March 1994 27 March 1995 June 1995 4 January 1996 10 June 1996 27 March 1995 - 1 November 1995 8 January 1997 2 June 1997 August 1997 January 1998 January 1999
  • * These were only available as Mobile Pentium MMX chips for laptops.

P5, P54C, P54CS

The original Pentium microprocessor had the internal code name P5 and the product code 80501 (80500 for the earliest steppings). This was a pipelined in-order superscalar microprocessor, produced using a 0.8 µm process. It was followed by the P54C (80502), a shrink of the P5 to a 0.6 µm process, which was dual-processor ready and had an internal clock speed different from the front side bus (it's much more difficult to increase the bus speed than to increase the internal clock). In turn, the P54C was followed by the P54CS, which used a 0.35 µm process - a pure CMOS process, as opposed to the Bipolar CMOS process that was used for the earlier Pentiums.

The early versions of 60-100 MHz Pentiums had a problem in the floating point unit that, in rare cases, resulted in reduced precision of division operations. This bug, discovered in Lynchburg, Virginia in 1994, became known as the Pentium FDIV bug and caused great embarrassment for Intel, which created an exchange program to replace the faulty processors with corrected ones. The 60 and 66 MHz 0.8 µm versions of the Pentium processors were also known for their fragility and their (for the time) high levels of heat production - in fact, the Pentium 60 and 66 were often nicknamed "coffee warmers". They were also known as "high voltage Pentiums", due to their 5 V operation. The heat problems were removed with the P54C, which ran at a much lower voltage (3.3 V). P5 Pentiums used Socket 4, while P54C started out on Socket 5 before moving to Socket 7 in later revisions. All desktop Pentiums from P54CS onwards used Socket 7. Another bug known as f00f bug was discovered soon afterwards, but fortunately, operating system vendors responded by implementing workarounds that prevented the crash.

The 32-bit bus Pentium -- a sort of oddity among the other Pentium processors, P24T Pentium OverDrive for 486 systems were released in 1995, which were based on the 3.3 volt 0.6 µm technology at 63 or 83Mhz clock speed. Since the chips used Socket 2 or Socket 3 of the 486 platform, the Pentium architecture had to be modified in many ways to operate on narrower 32-bit data bus and slower on-board L2 cache architecture. As such, they came equipped with a 32 KiB L1 cache, double what a pre-P55C Pentium came equipped with. The chips also included an attached fan/heatsink assembly in addition to onboard power regulation to convert the 5 V power circuitry on 486 boards down to the Pentium's 3.3 V needs.

P55C, Tillamook

Pentium MMX 233 MHz (P55C, 80503) top
Pentium MMX 166 MHz without cover

The P55C (or 80503) was developed by Intel's Research & Development Center in Haifa, Israel. It was sold as Pentium with MMX Technology (usually just called Pentium MMX); although it was based on the P5 core (the 0.35 µm process was also used for this series) it featured a new set of 57 "MMX" instructions intended to improve performance on multimedia tasks, such as encoding and decoding digital media data.

The new instructions work on new data types: 64-bit packed vectors of either eight 8-bit integers, four 16-bit integers, two 32-bit integers, or one 64-bit integer. So, for example, the PADDUSB (Packed ADD Unsigned Saturated Byte) instruction adds two vectors, each containing eight 8-bit unsigned integers together, pairwise; each addition that would overflow saturates, yielding 255, the maximum unsigned value that can be represented in a byte. These rather specialized instructions generally require special coding by the programmer for them to be used. MMX did not achieve significant popularity until after the P55C's lifetime [citation needed].

The performance of the P55C was improved over previous versions by a doubling of the Level 1 CPU cache from 16 KiB to 32 KiB.

Pentium P55C notebook CPUs used a "mobile module" that held the CPU. This module was a PCB with the CPU directly attached to it in a special smaller form factor. The module snapped to the notebook motherboard and typically a heat spreader plate was installed and made contact with the module. Such notebooks frequently used the Intel 430MX chipset, a feature-reduced 430FX. However, with the 0.25 µm Tillamook Mobile Pentium MMX (named after a city in Oregon), the module also held the 430TX chipset along with the system's 512 KiB SRAM cache memory.

As a benchmark

Microsoft and many other companies use the original Pentium as a standard for specifications of requirements. For example, Microsoft's stated requirements for the Microsoft Visual Studio 2005 Team Edition, include (at least) a Pentium processor running at a clock speed of 600 MHz (required), or 1 GHz (recommended). To find out if another processor meets the requirement, a conversion must be used that gives its speed in terms of standard Pentium clock rates. For example, a Pentium Pro would meet the requirement running at a much lower clock speed, because of its more advanced architecture. An equivalency chart is usually used to compare more modern processors to find out if they meet this requirement.

Through generations

Pentium III chip mounted on a motherboard

Intel used the "Pentium" trademark in many brand names of x86 (instruction set) processors of later generations with different microarchitectures radically departed from the P5 found in CPUs originally branded as the "Pentium" only. They include:

Competitors

See also

References

  1. ^ "Microprocessor Hall of Fame". Intel. Retrieved 2007-08-11.
  2. ^ "Intel® Pentium® Processor Family". Intel. Retrieved 2007-08-14.
  3. ^ "View Processors Chronologically by Date of Introduction:". Intel. Retrieved 2007-08-14. {{cite web}}: Check |url= value (help)
  4. ^ "Vinod Dham, Father of Pentium Processor, on Investing in India". PodTech.net. 2006-10-16. Retrieved 2007-08-16. Vinod Dham, Father of Pentium Processor {{cite web}}: Check date values in: |date= (help)
  5. ^ "Intel to unify product naming scheme". TG Daily. Retrieved 2007-08-12.

External links