Erasable Programmable Logic Device

from Wikipedia, the free encyclopedia
A EPLD of Cypress in PLCC - chip package

An Erasable Programmable Logic Device ( EPLD , dt. "Erasable programmable logic component") is a programmable logic component that can already be described as historical and that can be erased by UV light and is built up using floating gate technology. Compared to PAL modules, the number of gates that can be programmed is considerably higher.

When programming the EPLD, charge is stored on the insulated floating gate, which can be erased with UV light , as this radiation removes the charges. A charged floating gate represents an interruption. An EPLD is made up of an AND gate input matrix, which can be programmed, and an OR output matrix, which is already hard-wired on the chip .

EPLDs have been around since 1984. They are rarely used today and have been almost completely replaced by CPLDs or FPGAs .

literature

K. Weigl: Application-programmable logic with EPLD . In: Design & Electronics. Part 1: No. 18, 1986 and Part 2: No. 19 1986.